always @(posedge clk) begin : regwrite
    if (reset) begin
        this <= 8'b00000000;
        that <= 8'b00000000;
    end else begin
        if (wr) begin
            this <= foo;
            that <= bar;
        end // if (wr)
    end // if else reset
end // process regwrite