signal q : std_logic_vector(7 downto 0);
attribute latch : string;
attribute latch of q : signal is "yes";

mylatch : process (le, d) is
begin
    latchenable : if (le = '1') then
        q <= d;
    end if latchenable;
end process mylatch;