always @(posedge WR_l) begin : writeareg
    if (!CS_l && RD_L && (address compare here) ) begin
        reg <= dio;
    end
end // writeareg