--------------------------------------------------------------------
After Reset signal is high, SCK should be low for at least 64 system
clocks before it goes high to clock in the enable data bytes.
No pulsing of Reset signal is necessary.
SCK should be no faster than 1/16 of the system clock at XTAL1.
--------------------------------------------------------------------