System clock: 50MHz
----------+---------------------+---------+
Number of    Valid result time    LE used
pipeline     (including
stages        pipeline delay)
----------+---------------------+---------+
0            210ns                285
1            175ns                326
2            130ns                367
3            115ns                410
4            135ns                451
----------+---------------------+---------+